Regviz

NXP Semiconductors /LPC43xx /GPDMA /CONFIG

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CONFIG

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/NXP Semiconductors/LPC18xx/GPDMA/CONFIG#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (DISABLED__DEFAULT_)E0 (LITTLE_ENDIAN_MODE)M0 0 (LITTLE_ENDIAN_MODE)M1 0RESERVED

M0=LITTLE_ENDIAN_MODE, E=DISABLED__DEFAULT_, M1=LITTLE_ENDIAN_MODE

Description

DMA Configuration Register

Fields

E

DMA Controller enable:

0 (DISABLED__DEFAULT_): Disabled (default). Disabling the DMA Controller reduces power consumption.

1 (ENABLED): Enabled
M0

AHB Master 0 endianness configuration:

0 (LITTLE_ENDIAN_MODE): Little-endian mode (default).

1 (BIG_ENDIAN_MODE_): Big-endian mode.
M1

AHB Master 1 endianness configuration:

0 (LITTLE_ENDIAN_MODE): Little-endian mode (default).

1 (BIG_ENDIAN_MODE_): Big-endian mode.
RESERVED

Reserved. Read undefined. Write reserved bits as zero.

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data